UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION


PATENT NO. : 6,927,413 B2 Page 1 of 3

APPLICATION NO.: 10/717375
DATED: August 9, 2005
INVENTOR(S): Mears et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

The title page should be deleted to appear as per attached title page.

The illustrated figure 1 should be deleted and new figure 1 inserted.



Column 1, Line 42 Delete: "on a binary"

Insert: --on binary--

Column 1, Line 66 Delete "in a silicon"

Insert: --in silicon--

Column 1, Line 67 Delete: "electromuminescence"

Insert: --electroluminescence--

Column 3, Line 4 Delete: "as may"

Insert: --as may be--

Column 5, Line 11 Delete: "gate 35"

Insert: --gate 38--

Column 5, Line 60 Delete: "gate 35"

Insert: --gate 38--

Column 7, Line 63 Delete: "from the both"

Insert: --from both--

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. : 6,927,413 B2 Page 2 of 3

APPLICATION NO.: 10/717375
DATED: August 9, 2005
INVENTOR(S): Mears et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 9, Lines Delete: "In other processes and devices the structures of the

present invention may be formed on a portion of a wafer or

across substantially all of a wafer."

Column 9, Line 59 Delete: "also formed"

Insert: --also be formed--

Column 10, Line 52 Delete: "claim 3 the"

Insert: --claim 3 wherein the--

Column 12, Line 9 Delete: "claim 19 the"

Insert: --claim 19 wherein the--

Column 12, Line 14 Delete: "wherein wherein"

Insert: --wherein--

Signed and Sealed this

Third Day of October, 2006

JON W. DUDAS

Director of the United States Patent and Trademark Office

(12) United States Patent Mears et al.

(10) Patent No.: (45) Date of Patent: US 6,927,413 B2 Aug. 9, 2005

(54) SEMICONDUCTOR DEVICE INCLUDING BAND-ENGINEERED SUPERLATTICE

(75) Inventors: Robert J. Mears, Wellesley, MA (US);
Jean Augustin Chan Sow Fook
Yiptong, Waltham, MA (US); Marek
Hytha, Brookline, MA (US); Scott A.
Kreps, Southborough, MA (US); Ilija
Dukovski, Newton, MA (US)

(73) Assignee: RJ Mears, LLC, Waltham, MA (US)

(*) Notice: Subject to any disclaimer, the term of

Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 70 days.

(21) Appl. No.: 10/717,375

(22) Filed: Nov. 19, 2003

(65) Prior Publication Data

US 2005/0017235 A1 Jan. 27, 2005

Related U.S. Application Data

(63)	Continuation of application No. 10/647,060, filed on Aug. 22, 2003, which is a continuation-in-part of application No.
	10/603,696, filed on Jun. 26, 2003, and a continuation-in- part of application No. 10/603,621, filed on Jun. 26, 2003.

(51)	Int. Cl.	
(52)	U.S. Cl.	

257/19, 29, 97, 77, 628

(56) References Cited

U.S. PATENT DOCUMENTS

4,485,128 A	11/1984	Dalal et al	427/85
4,594,603 A	6/1986	Holonyak, Jr	357/16
4,937,204 A	6/1990	lshibashi et al	437/110

(Continued)

FOREIGN PATENT DOCUMENTS

GB	2347520	9/2000	G02B/5/18
----	---------	--------	-----------

JP	61145820 A	7/1986	H01L/21/20
JP	61220339 A	9/1986	H01L/21/322
wo	99/63580	12/1999	H01L/3/00
wo	02/103767	12/2002	H01L/21/20

OTHER PUBLICATIONS

Xuan Luo et al.; "Chemical Design of Direct-Gap Light-Emitting Silicon", published Jul. 25, 2002 by The American Physical Society; vol. 89, No. 7.

R. Tsu; University of North Carolina at Charlotte, "Phenomena in Silicon Nanostructure Devices"; published Sep. 6, 2000 © Springer-Verlag 2000.

P.D. Ye et al., "GaAs MOSFET with Oxide Gate Dielectric Grown by Atomic Layer Deposition"; © 2003 Agere Systems, Mar. 2003.

Novikov et al.; "Silicon-based Optoelectronics" © 1999-2003 by John Wiley & Sons, Inc.; pp/ 1-6.

Primary Examiner—David Nelms
Assistant Examiner—Thinh T Nguyen
(74) Attorney, Agent, or Firm—Allen, Dyer, Doppelt,
Milbrath & Gilchrist, P.A.

(57) ABSTRACT

A semiconductor device includes a superlattice that, in turn, includes a plurality of stacked groups of layers. The device may also include regions for causing transport of charge carriers through the superlattice in a parallel direction relative to the stacked groups of layers. Each group of the superlattice may include a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and an energy band-modifying layer thereon. Moreover, the energy-band modifying layer may include at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions. Accordingly, the superlattice may have a higher charge carrier mobility in the parallel direction than would otherwise be present.

26 Claims, 9 Drawing Sheets

